Next Article in Journal
Land-Use/Land Cover Changes Contribute to Land Surface Temperature: A Case Study of the Upper Indus Basin of Pakistan
Next Article in Special Issue
Characterizing Current THD’s Dependency on Solar Irradiance and Supraharmonics Profiling for a Grid-Tied Photovoltaic Power Plant
Previous Article in Journal
Understanding Electric Bicycle Users’ Mode Choice Preference under Uncertainty: A Case Study of Shanghai
Previous Article in Special Issue
Archimedes Optimization Algorithm Based Selective Harmonic Elimination in a Cascaded H-Bridge Multilevel Inverter
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

Aquila Optimization Based Harmonic Elimination in a Modified H-Bridge Inverter

1
Department of Electrical Engineering, Zakir Husain College of Engineering and Technology (ZHCET), Aligarh Muslim University, Aligarh 202002, India
2
Grenoble Institute of Technology—Ense3, Université Grenoble Alpes, 38400 Grenoble, France
3
Industrial Engineering Department, College of Engineering, King Saud University, P.O. Box 800, Riyadh 11421, Saudi Arabia
4
Electrical Engineering Department, College of Engineering, King Saud University, P.O. Box 800, Riyadh 11421, Saudi Arabia
5
Department of Marine Engineering Technology in a Joint Appointment with the Department of Electrical and Computer Engineering, Texas A & M University, Galveston, TX 77553, USA
*
Authors to whom correspondence should be addressed.
Sustainability 2022, 14(2), 929; https://0-doi-org.brum.beds.ac.uk/10.3390/su14020929
Submission received: 13 December 2021 / Revised: 8 January 2022 / Accepted: 11 January 2022 / Published: 14 January 2022
(This article belongs to the Special Issue Sustainable Research on Renewable Energy and Energy Saving)

Abstract

:
Multilevel inverters (MLIs) are capable of producing high-quality output voltage and handling large amounts of power. This reduces the size of the filter while also simplifying the circuitry. As a result, they have a wide range of applications in industries, particularly in smart grids. The input voltage boosting feature is required to use the MLI with renewable energy. Moreover, many components are required to get higher output voltage levels that add weight and cost to the circuit. Numerous MLI topologies have been identified to minimize the losses, device count, and device ratings. A seven-level modified H-bridge inverter with a reduced component count, and reduced THD is presented in this paper. Two DC sources with six IGBTs have been used to generate a seven-level output voltage, and the Aquila Optimizer (AO) has been implemented to get the regulated output. MATLAB/Simulink environment has been used for designing the simulation model. Furthermore, the simulation result has been validated in the laboratory on a hardware setup using the DSP-TMS320F28335 Launchpad. With the reduced number of switching devices as well as the dc supply, the size of the inverter is compacted and becomes more economical.

1. Introduction

During recent years, multilevel inverters gained popularity in various power electronics and renewable energy applications. It is due to enhanced power quality, reduced filter requirement, high modularity, and reduced device stresses [1]. Drives and grid integration applications rely on inverters for their functioning. The multilevel inverters were proposed to address the shortcomings of the traditional two-level inverter. Although conventional two-level inverters are simple to construct, they have several drawbacks. Their application is limited to a small power range due to high total harmonic distortion (THD), which requires better filter design and higher blocking voltage rating devices to improve power quality. The multilevel inverter produces a multi-stepped ac voltage from multiple dc voltage levels. The flying capacitor, diode clamped, and cascaded H-bridge topologies are the most common multilevel inverter topologies [1,2,3,4]. The flying capacitor MLI and diode clamped MLI suffers from the uneven voltage distribution across the capacitor connected in series. Moreover, in diode clamped MLI, the diode requirement increases with an increase in the levels. For high voltage generation, the number of components also increases. Hence, their use is limited only to low and medium-voltage industrial applications [5,6]. Cascaded H-bridge MLI necessitates the use of multiple isolated dc sources.
In recent years, numerous fascinating topologies, such as topologies implemented with quasi Z-source and transformers, have been proposed to overcome the shortcomings of conventional MLIs [2]. Switched-capacitor using the series-parallel configuration in multilevel inverters is becoming more popular these days [7,8]. H-bridge can be used at the end of multilevel inverters to withstand the high voltage stress. To achieve a compact topology with lower losses, higher total standing voltage, and reduced cost, many topologies based on a smaller number of diodes, power switches, isolated dc sources, and capacitors have been proposed [9,10]. The MLI structure should be typically flexible and modular, with the ability to be cascaded or arranged in such a way to get a boosted and approximate the sinusoidal output voltage with a large number of levels. Voltage boosting is not possible with commercially available multilevel inverters. For converters designed to use in renewable energy systems, voltage boosting capability will be critical because the voltage generated by fuel cells and PV panels is insufficient and must be boosted to use for grid integration [9]. Some MLI topologies have small voltage gain. Moreover, the MLIs have several dc voltage sources. The MLI’s size, cost, and complexity are reduced by reducing the component count [11,12]. Hence, switching capacitors were introduced in MLIs to achieve the above-said objective. As a result, recent research has focused on the Switched Capacitor (SC) MLI, which is a promising voltage booster while using the fewest dc sources only [13]. Switched Capacitor MLIs have inherent voltage boosting capabilities. SCMLIs work on the principle of charging and discharging the capacitor to a certain voltage value using some techniques. While using the capacitor as a substitute for dc power supply, balancing the capacitor voltage is challenging [14,15,16,17].
Different optimization techniques are being used in the area of microgrid and power systems. Authors in [18] proposed a hybrid optimization for microgrids based on a cyber-physical power system (CPPS). In recent years, multilevel inverters (MLI) topologies have been widely adopted in renewable energy system applications due to higher harmonics distortion in conventional inverters [19]. A lot of work has been done on H-bridge multilevel inverters [20]. Controlling the output voltage in an MLI and simultaneously reducing the harmonic content has been an area of research. Different modulation schemes have been proposed for the same. Basically, the schemes can be divided into low and high-frequency modulation schemes. Low-frequency modulation schemes include nearest level control, selective harmonic elimination, selective harmonic mitigation, etc., while high-frequency modulation schemes include phase and level shifted PWM schemes. Low-frequency schemes have the advantage of lower switching loss and consequently higher efficiency.
This work uses the Aquila Optimizer (AO) algorithm to solve the SHE equations in the seven-level modified H-bridge inverter. The AO is a population-based optimization algorithm inspired by Aquila’s natural behavior while grabbing prey [21]. The Aquila are known to use four different hunting strategies, each with its own set of characteristics and the capacity of most Aquila to switch between them rapidly and intelligently. High soar with a vertical stoop, contour flight with brief glide attack, low flight with a slow downward attack, and walking and grabbing prey are those strategies that the Aquila used while hunting. These features were included in the algorithm developed for solving the optimization problems. Since SHE is also an optimization problem, authors have used it to optimize the SHE equations for the seven-level modified H-bridge inverter. The topology taken in this paper is the modified H-bridge inverter, which has reduced switching components and no separate diodes. Consequently, the cost and size of the inverter are reduced. Two dc sources have been used to generate a seven-level output voltage. Output waveforms obtained from the simulation and hardware setup verify the effectiveness of the proposed algorithm.
This paper is divided into six sections. While Section 1 was Introduction, discussion and comparison of the seven-level modified H-bridge multilevel inverter with other well-established topologies is made in Section 2. Aquila Optimizer is explained in Section 3 and its formulation for the SHE problem. The simulation results are given in Section 4. The hardware results are discussed in Section 5, and the conclusion part is presented in Section 6.

2. Seven Level Modified H-Bridge Inverter

Multilevel inverters (MLIs) are extensively employed in renewable energy applications for power conversion due to their attractive features, such as the need for fewer dc sources, less dv/dt stress, and output voltage resembling the sine wave. Cascaded H-bridge inverters have gained special attention because of their symmetrical structure, modularity, and ease of control. The requirement for many dc sources is the major disadvantage of the CHB-MLI. However, cascaded H-bridge multilevel inverters outperform the Neutral point diode clamped and flying capacitors due to their modularity. Nevertheless, this required many dc sources, which resulted in several issues, including increased volume and price.
The H-bridge inverter has been modified by adding one additional battery source to the second leg and two more switches in opposite directions between two legs. Many inverters exist for producing seven-level output. Table 1 illustrates the comparison of some popular multilevel inverters with the proposed inverter for the component count and the control complexity. It is noteworthy that the proposed converter with self-voltage balancing property has fewer component counts and has no control complexity. There are two possible connections of the battery source to generate the seven levels of output, the series adding and the series-opposing connection. Figure 1 shows the series-opposing connection, while Figure 2 shows the series adding.
In the first connection, the maximum output voltage is the addition of both voltage sources. The input voltage ratio is 2:1 to generate the seven equal voltage steps. If the battery V1 equals 2E and the V2 equals E, the possible output levels are (0, +E, +2E, +3E and 0, –E, −2E, −3E). If one of the battery sources is replaced by the capacitor, charging is not possible. The input voltage is low as compared to the second connection to obtain the same output voltage. The maximum output voltage equals the higher input voltage source (V1) in the second connection. The input voltage ratio is 3:1 to generate the identical voltage steps. If the input V1 equals 3E and V2 equals E, the possible output levels are (0, +E, +2E, +3E and 0, –E, −2E, −3E). The input voltage required is higher as compared to the first connection to obtain the same output voltage. If the battery source (V2) is replaced with a capacitor, charging is possible due to the same polarity of the battery and the capacitor. The capacitor charges, discharges, and remains unaffected in different switching states. However, the key challenge is balancing the charging and discharging voltage in one complete cycle. If the charging voltage is greater, the capacitor voltage rises until it reaches the battery’s maximum voltage (V1 = V2 = 3E). As a result, it will only generate three levels (0, +3E, and −3E). If discharging is greater in one cycle, the capacitor voltage decreases until it becomes zero. It also generates only three levels, which are (0, +E, and −E). If the capacitor voltage remains constant (E) at the end of the complete cycle after charging and discharging, it can be used instead of the battery to generate the output levels throughout the infinite cycle. The capacitor voltage can be kept constant by using closed-loop voltage control, but it will be very complicated. Moreover, it requires additional circuitry and becomes more expensive and bulkier. Therefore, self-balancing of the capacitor is required to overcome this complexity. Table 2 shows the various switching states and possible outputs in both series adding and opposing connections. Figure 3 shows the conduction pattern for the different switching states in series opposing connections.

3. Aquila Optimizer: A Metaheuristic Optimization Algorithm

The Aquila Optimizer (AO) is a population-based optimization algorithm inspired by Aquila’s natural behaviors while grabbing prey [14]. It is one of the most popular birds of prey in the Northern Hemisphere. It is a member of the Accipitridae family, which includes almost all birds. The Aquila are known to use four different hunting strategies, each with its own set of characteristics and the capacity of most Aquila to switch between them rapidly and intelligently.
  • For hunting birds in flight, the first method, to high soar with a vertical stoop, is used, in which the Aquila rises high above the ground. The Aquila enters a long, low-angled glide once it has found prey, with speed increasing as the wings shut farther. The Aquila must have a height advantage over its target for this approach to work. To simulate a thunderclap, the wings and tail are unfolded just before the engagement, and the feet are propelled forward to seize the prey.
  • The second approach, the contour flight with brief glide attack, is considered as Aquila’s most commonly employed method, in which the Aquila rises from the ground at a low level. Whether the prey is running or flying, the prey is pursued carefully. This strategy is ideal for hunting ground squirrels, breeding grouse, or seabirds.
  • A low flight with a slow downward attack is the third method. In this case, the Aquila dives to the ground and then attacks the prey one by one. The Aquila chooses its target and lands on its neck and back, attempting to enter. This approach is used for hunting slow prey like rattlesnakes, hedgehogs, foxes, and tortoises, as well as any species that lacks an escape response.
  • Walking and grabbing prey is the fourth approach, in which the Aquila wanders on land and tries to draw its prey. It is used to remove the young of large prey animals (such as deer or sheep) from the covered area.
Finally, Aquila is one of the most clever and skilled hunters, second only to humans. The methodologies listed above served as the main motivation for the suggested AO algorithm. The subsections that follow discuss how the AO models these processes.

3.1. Initialization of the Solution

The optimization rule in AO starts with the generation of a population of candidate solutions (S) as shown in Equation (1), which is created stochastically between the problem’s upper (UB) and lower (LB) bounds. In each iteration, the best-obtained answer is roughly determined as the optimal solution.
S = [ S 1 , 1 S 1 , 2         S 1 , j         S 1 , m 1         S 1 , m     S 2 , j                                     S 2 , m                                         S N 1 , 1 S N , 1               S N 1 , j       S N , j     S N ,   m 1   S N 1 , m S N , m ]
where S signifies a set of current candidate solutions produced at random using Equation (2), Si denotes the ith solution’s decision values (positions), N denotes the total number of candidate solutions (population), and m denotes the problem’s dimension size.
S i , j = r a n d × ( U B j L B j ) + L B j ,   i = 1 , 2 , , N   j = 1 , 2 , , m
where rand is the random number,   U B j denotes jth upper bound, L B j denotes the jth lower bound of the given problem.

3.2. Mathematical Modeling of AO

The suggested AO technique simulates Aquila’s hunting behavior, displaying each phase of the hunt. As a result, the suggested AO algorithm’s optimization processes are divided into four categories: high soar with a vertical stoop, contour flying with short glide attack, exploitation inside a converging search space by low flight with slow descent assault, and swooping by walk and grab prey. The AO algorithm can move from exploration steps to exploitation steps utilizing its various behaviors. If t ≤ (2/3*T), exploration steps are executed; otherwise, the exploitation steps are completed. The mathematical model of AO is as follows:

3.2.1. Expanded Exploitation ( S 1 )

The Aquila recognizes the prey area and chooses the ideal hunting area using the first method ( S 1 ), which involves a high soar with a vertical stoop. The AO explores the search arena from a high altitude to determine the location of the prey. This behavior is represented mathematically as Equation (3).
S 1 ( t + 1 ) = S b e s t ( t ) × ( 1 t T ) + ( S M ( t ) S b e s t ( t ) * r a n d )
where S 1 ( t + 1 ) is the solution obtained by the first search procedure S 1 for the next iteration of t. The best-obtained solution till the tth iteration is S b e s t ( t ) , which represents the approximate location of the prey. The term ( 1 t T ) is used to control the number of iterations in the expanded search (exploration). The location mean value of the current solutions connected at the tth iteration is denoted by   S M ( t ) , which is derived using Equation (4). ‘t’ and ‘T’ represent the current iteration and the maximum number of iterations, respectively. ‘rand’ is a random value between 0 and 1.
S M ( t ) = 1 N i = 1 N S i ( t ) ,   j = 1 , 2 , , m
where N is the population size and m is the dimension size of the problem.

3.2.2. Narrowed Exploitation ( S 2 )

The Aquila circles over the target prey, prepares the land, and then attacks in the second method ( S 2 ). Contour flying with a short glide attack is the name given to this technique. In preparation for the attack, AO narrowly investigates the intended prey’s chosen region. The mathematical expression for this behavior is given in Equation (5).
S 2 ( t + 1 ) = S b e s t ( t ) × L e v y ( d m ) + S R ( t ) + ( y x ) * r a n d
where S 2 ( t + 1 ) is the result of the second search method’s next iteration of t. The dimension space is dm, and the levy flight distribution function is Levy(dm), which is derived using Equation (6). At the ith iteration, S R ( t ) is a random solution picked in the range of [1 N].
L e v y ( d m ) = a × b × σ | c | 1 β
where a is constant with a value of 0.01, b and c are random numbers between 0 and 1. σ is obtained using Equation (7).
σ = ( Γ ( 1 + β ) × sin ( π β 2 ) Γ ( 1 + β 2 ) × β × 2 β 1 2 )
where β is a constant with a fixed value of 1.5. In Equation (5), the spiral shape in the search is represented by y and x, which are determined as follows.
y = r × cos ( θ )
x = r × sin ( θ )
where,
r = r 1 + W × d 1
θ = α × d 1 + θ 1
θ 1 = 3 π 2
r 1 has a value between 1 and 20 for a specific number of search cycles, and W is constant with a small value of 0.00565. ‘ d 1 ’ is integer values between 1 and the length of the search space (m), α is a small constant term with a value of 0.005.

3.2.3. Expanded Exploitation ( S 3 )

When the prey location is precisely identified and the Aquila is ready to land and strike, the third approach ( S 3 ) is used. The Aquila descends vertically with a preliminary attack to detect the prey reaction. Low flying with gradual descent assault is the name of this technique. AO uses the target’s specified area to go close to the prey and attack. Mathematically this behavior can be expressed as in Equation (13).
S 3 ( t + 1 ) = ( S b e s t ( t ) S M ( t ) ) × γ r a n d + ( ( U B L B ) × r a n d + L B ) × δ
where S 3 ( t + 1 ) is the solution of the third search method’s next iteration of t. S b e s t ( t )   signifies the prey’s approximate location till the ith iteration (the best-obtained solution), while   S M ( t ) denotes the current solution’s mean value at the tth iteration, which is determined using Equation (4). Here, the exploitation adjustment parameters are set to a small value (0.1). The lower bound of the given problem is denoted by LB, and the upper bound is denoted by UB.

3.2.4. Narrowed Exploitation ( S 4 )

When the Aquila approaches the prey in the fourth method ( S 4 ), the Aquila attacks the prey over land based on their stochastic motions. This technique is known as “walk and grab prey”. Finally, in the last spot, AO attacks the prey. Mathematically, this behavior can be expressed as in Equation (14).
S 4 ( t + 1 ) = Q f × S b e s t ( t ) ( P 1 × S ( t ) × r a n d ) P 2 L e v y ( d m ) + r a n d × P 1
where S 4 ( t + 1 ) is the solution of the fourth search method for the following iteration of t. The quality function Qf is used to balance the search techniques and is determined using Equation (15). P 1 represents multiple AO motions that are utilized to monitor the prey during the flight and are formed using Equation (16). P 2 shows decreasing values from 2 to 0, which represent the AO’s flight slope as it follows the prey during the trip from the first (1) to the last (t) location, which is calculated using Equation (17). The current solution at the tth iteration is S ( t ) .
Q f ( t ) = t 2 × r a n d 1 ( 1 T ) 2
P 1 = 2 × r a n d 1
P 2 = 2 × ( 1 t T )
Q f ( t ) represents the quality function value for the tth iteration. A flowchart of the Aquila algorithm has been presented in Figure 4.

3.2.5. Selective Harmonic Elimination using Aquila Optimizer

The selective harmonic problem can be developed using the following equations
H 1 = 3 V d c π [ cos ( α 1 ) + cos ( α 2 ) + cos ( α 3 ) ]
H 5 = 3 V d c 5 π [ cos ( 5 α 1 ) + cos ( 5 α 2 ) + cos ( 5 α 3 ) ]
H 7 = 3 V d c 7 π [ cos ( 7 α 1 ) + cos ( 7 α 2 ) + cos ( 7 α 3 ) ]
Hi represents the magnitude of the various harmonics in the output voltage. In order to incorporate the THD minimization along with the harmonic elimination following objective function is taken.
O b j = ( 100 V d c H 1 V d c ) 4 + 1 2 ( 50 H i ) 2 H 1
where Vdc is the dc source voltage, H1 represents the fundamental voltage, Hi represents the Fourier equations. The following constraint should also be included in the problem formulation:
0 < α1 < α2 < α3 < π/2
Figure 5a shows the plot between THD per unit and the modulation index for the Aquila optimizer as well as the Genetic algorithm and Differential evolution for the objective function mentioned in Equation (21). Zoomed view for modulation index above 0.4 has also been shown for better view. Aquila optimizer is comparable to both of them and works better in the region where MI is around 0.6, 0.5, and less than 0.2. Figure 5b represents the convergence curve for the Aquila optimizer for four different modulation indices. The number of iterations taken is 1000. The parameters that have been taken in running the optimization code are shown in Table 3.

4. Simulation Results

The simulation of the modified H-Bridge inverter has been done in MATLAB®/Simulink. The two unequal voltage sources (V1 = 120 V, V2 = 60 V) have been used to produce different voltage levels. The voltage source is in a 2:1 ratio, which produces a seven-level output voltage. IGBTs have been used for the switches, and the pulse generator block has generated the switching pulse. The simulation parameters are noted in Table 4. Simulation results have been shown in Figure 6. The different gating signals have been shown in Figure 6a. Figure 6b shows the output voltage and output current waveform for a resistive load of 50 ohms. Output voltage and current waveforms for an inductive load of R = 50 ohms and L = 120 mH have been shown in Figure 6c. Figure 6d, e show the output waveforms for a dynamic load change from a load of 100 ohms to 50 ohms and from 50 ohms to 100 ohms, respectively.

5. Experimental Validation

The hardware implementation of the seven-level modified H-bridge has been carried out to validate the proposed topology, which is shown in Figure 7. Six IGBTs (FGA25N120) of 1200 V and 25 A have been used in the setup. TLP-250 Optocoupler is used for the gate driver circuit. Digital signal controller TMS320F28335 (Texas Instruments) has been used to generate the control signal for the IGBTs. Two DC voltage sources of 60 V and 120 V have been used to provide the power supply to the modified H-bridge inverter. Figure 8 shows the various experimental results. The output voltage, output current, and voltage stresses across switches S1 and S5 for a resistive load of 50 ohms are shown in Figure 8a. The peak output voltage is about 180 V, which is the sum of the input voltage sources. The output current replicates the output voltage as the load is resistive. For the same load, output waveform and voltage stresses across S2 and S6 are shown in Figure 8b. Figure 8c shows the output voltage and output current for an inductive load of R = 50 ohm, L = 100 mH. The output current is sinusoidal as the load is inductive. The proposed topology has also been tested for dynamic load change, as shown in Figure 8d,e for increasing and decreasing load, respectively. The results verify that the proposed inverter is stable in dynamic loading conditions. The harmonic profile of the output voltage verifies that the fifth and seventh harmonics are eliminated, as shown in Figure 8f. The components used in this experiment have been listed in Table 5.

6. Conclusions

A seven-level modified H-bridge inverter with a reduced component count and reduced THD is presented in this paper. Two DC sources with six IGBTs have been used to generate a seven-level output voltage, and the Aquila Optimizer (AO) has been implemented to control the output voltage with a feature to eliminate 5th and 7th harmonics. Simulation has been done in MATLAB/Simulink environment. The result shows that the AO gives a better result for a range of modulation indices than many of the well-known meta-heuristic algorithms like GA and DE. Comparison of the presented topology with other well-established topologies has also been done. Experimental results obtained verified the findings of the simulation and theoretical analysis.

Author Contributions

Conceptualization, M.R.H., A.S. and M.T.; Formal analysis, M.R.H., M.I.S., A.S., M.T. and I.A.K.; Funding acquisition, S.A. and A.S.N.M.; Investigation, M.R.H., M.I.S., A.S., M.T. and S.A.; Methodology, M.R.H., M.I.S., A.S., M.T. and S.A.; Supervision, A.S. and M.T.; Validation, M.M.A.K.; Writing—original draft, M.R.H. and M.I.S.; Writing—review & editing, A.S., M.T., S.A., A.S.N.M., I.A.K. and M.M.A.K. All authors have read and agreed to the published version of the manuscript.

Funding

The authors extend their appreciation to King Saud University for funding this work through Researchers Supporting Project number (RSP-2021/387), King Saud University, Riyadh, Saudi Arabia.

Institutional Review Board Statement

Not applicable.

Informed Consent Statement

Not applicable.

Data Availability Statement

Not applicable.

Acknowledgments

The authors acknowledge King Saud University for funding this work through Researchers Supporting Project number (RSP-2021/387), King Saud University, Riyadh, Saudi Arabia.

Conflicts of Interest

The authors declare no conflict of interest.

References

  1. Sarwar, M.I.; Sarwar, A.; Farooqui, S.A.; Tariq, M.; Fahad, M.; Beig, A.R.; Alamri, B. A Hybrid Nearest Level Combined with PWM Control Strategy: Analysis and Implementation on Cascaded H-Bridge Multilevel Inverter and its Fault Tolerant Topology. IEEE Access 2021, 9, 44266–44282. [Google Scholar] [CrossRef]
  2. Kumari, M.; Siddique, M.D.; Sarwar, A.; Tariq, M.; Mekhilef, S.; Iqbal, A. Recent trends and review on switched-capacitor-based single-stage boost multilevel inverter. Int. Trans. Electr. Energy Syst. 2021, 31, e12730. [Google Scholar] [CrossRef]
  3. Sarwar, A.; Sarwar, I.; Alam, S.; Ahmad, S.; Tariq, M. A Nine-Level Cascaded Multilevel Inverter with Reduced Switch Count and Lower Harmonics. In Lecture Notes in Electrical Engineering; Springer: Singapore, 2019; Volume 553, pp. 723–738. [Google Scholar]
  4. Raman, S.R.; Cheng, K.W.E.; Ye, Y. Multi-Input Switched-Capacitor Multilevel Inverter for High-Frequency AC Power Distribution. IEEE Trans. Power Electron. 2018, 33, 5937–5948. [Google Scholar] [CrossRef]
  5. Tayyab, M.; Sarwar, A.; Tariq, M.; Chakrabortty, R.K.; Ryan, M.J. Hardware-in-the-Loop Implementation of Projectile Target Search Algorithm for Selective Harmonic Elimination in a 3-Phase Multilevel Converter. IEEE Access 2020, 9, 30626–30635. [Google Scholar] [CrossRef]
  6. Siddique, M.D.; Mekhilef, S.; Shah, N.M.; Sarwar, A.; Iqbal, A.; Tayyab, M.; Ansari, M.K. Low Switching Frequency Based Asymmetrical Multilevel Inverter Topology with Reduced Switch Count. IEEE Access 2019, 7, 86374–86383. [Google Scholar] [CrossRef]
  7. Hussan, R.; Sarwar, A.; Khan, I.; Tariq, M.; Tayyab, M.; Alhosaini, W. An Eleven-Level Switched-Capacitor Inverter with Boosting Capability. Electronics 2021, 10, 2262. [Google Scholar] [CrossRef]
  8. Fong, Y.C.; Raman, S.R.; Ye, Y.; Cheng, K.W.E. Generalized Topology of a Hybrid Switched- Capacitor Multilevel Inverter for High- Frequency AC Power Distribution. IEEE J. Emerg. Sel. Top. Power Electron. 2020, 8, 2886–2897. [Google Scholar] [CrossRef]
  9. Zamiri, E.; Vosoughi, N.; Hosseini, S.H.; Barzegarkhoo, R.; Sabahi, M. A New Cascaded Switched-Capacitor Multilevel Inverter Based on Improved Series–Parallel Conversion with Less Number of Components. IEEE Trans. Ind. Electron. 2016, 63, 3582–3594. [Google Scholar] [CrossRef]
  10. Tayyab, M.; Sarwar, A.; Khan, I.; Tariq, M.; Hussan, R.; Murshid, S.; Alhosaini, W. A Single Source Switched-Capacitor 13-Level Inverter with Triple Voltage Boosting and Reduced Component Count. Electronics 2021, 10, 2321. [Google Scholar] [CrossRef]
  11. Hussan, M.R.; Sarwar, A.; Siddique, M.D.; Mekhilef, S.; Ahmad, S.; Sharaf, M.; Zaindin, M.; Firdausi, M. A novel switched-capacitor multilevel inverter topology for energy storage and smart grid applications. Electronics 2020, 9, 1703. [Google Scholar] [CrossRef]
  12. Taheri, A.; Rasulkhani, A.; Ren, H.-P. An Asymmetric Switched Capacitor Multilevel Inverter with Component Reduction. IEEE Access 2019, 7, 127166–127176. [Google Scholar] [CrossRef]
  13. Talooki, M.F.; Rezanejad, M.; Khosravi, R.; Samadaei, E. A Novel High Step-Up Switched-Capacitor Multilevel Inverter with Self-Voltage Balancing. IEEE Trans. Power Electron. 2021, 36, 4352–4359. [Google Scholar] [CrossRef]
  14. Ye, Y.; Cheng, E.K.W.; Liu, J.; Ding, K. A Step-Up Switched-Capacitor Multilevel Inverter with Self-Voltage Balancing. IEEE Trans. Ind. Electron. 2014, 61, 6672–6680. [Google Scholar] [CrossRef]
  15. Sandeep, N.; Yaragatti, U.R. A Switched-Capacitor-Based Multilevel Inverter Topology with Reduced Components. IEEE Trans. Power Electron. 2018, 33, 5538–5542. [Google Scholar] [CrossRef]
  16. Ahmad, A.; Anas, M.; Sarwar, A.; Zaid, M.; Tariq, M.; Ahmad, J.; Beig, A.R. Realization of a Generalized Switched-Capacitor Multilevel Inverter Topology with Less Switch Requirement. Energies 2020, 13, 1556. [Google Scholar] [CrossRef] [Green Version]
  17. Sathik, M.J.; Vijayakumar, K.; Member, S. Compact Switched Capacitor Multilevel Inverter (CSCMLI) With Self Voltage Balancing and Boosting Ability. IEEE Trans. Power Electron. 2018, 34, 4009–4013. [Google Scholar]
  18. Tehrani, K.; Weber, M.; Rasoanarivo, I. Hybrid Power System Optimization for Microgrids. In Proceedings of the 2021 23rd European Conference on Power Electronics and Applications (EPE’21 ECCE Europe), Virtual Conference, Ghent, Belgium, 6–10 September 2021; pp. 1–9. [Google Scholar]
  19. Biswas, M.; Podder, S.; Khan, Z.R. Modified H-bridge multilevel inverter for Photovoltaic micro-grid systems. In Proceedings of the 2016 9th International Conference on Electrical and Computer Engineering (ICECE), Dhaka, Bangladesh, 20–22 December 2016; pp. 377–380. [Google Scholar]
  20. Alawieh, H.; Riachy, L.; Tehrani, K.A.; Azzouz, Y.; Dakyo, B. A new dead-time effect elimination method for H-bridge inverters. In Proceedings of the IECON 2016—42nd Annual Conference of the IEEE Industrial Electronics Society, Florence, Italy, 24–27 October 2016; pp. 3153–3159. [Google Scholar]
  21. Abualigah, L.; Yousri, D.; Elaziz, M.A.; Ewees, A.A.; Al-Qaness, M.A.; Gandomi, A.H. Aquila Optimizer: A novel meta-heuristic optimization algorithm. Comput. Ind. Eng. 2021, 157, 107250. [Google Scholar] [CrossRef]
Figure 1. Series Opposing Connection.
Figure 1. Series Opposing Connection.
Sustainability 14 00929 g001
Figure 2. Series Adding Connection.
Figure 2. Series Adding Connection.
Sustainability 14 00929 g002
Figure 3. Conduction pattern of series opposing connection: (a) Mode-I; (b) Mode-II; (c) Mode-III; (d) Mode-IV; (e) Mode-V; (f) Mode-VI; (g) Mode-VII; (h) Mode-VIII.
Figure 3. Conduction pattern of series opposing connection: (a) Mode-I; (b) Mode-II; (c) Mode-III; (d) Mode-IV; (e) Mode-V; (f) Mode-VI; (g) Mode-VII; (h) Mode-VIII.
Sustainability 14 00929 g003
Figure 4. Flowchart of Aquila Algorithm.
Figure 4. Flowchart of Aquila Algorithm.
Sustainability 14 00929 g004
Figure 5. (a) Variation of THDpu with modulation index for Aquila, GA, and DE algorithm. (b) Convergence curve for the Aquila Optimizer.
Figure 5. (a) Variation of THDpu with modulation index for Aquila, GA, and DE algorithm. (b) Convergence curve for the Aquila Optimizer.
Sustainability 14 00929 g005
Figure 6. Output voltage and current for (a) R-load of 50 … (b) RL-load of R = 50 …, L = 100 mH (c) change in load from R = 100 … to R = 50 … (d) change in load from R = 50 … to R = 100 … (e) change in load from R = 100 … to R = 50 …
Figure 6. Output voltage and current for (a) R-load of 50 … (b) RL-load of R = 50 …, L = 100 mH (c) change in load from R = 100 … to R = 50 … (d) change in load from R = 50 … to R = 100 … (e) change in load from R = 100 … to R = 50 …
Sustainability 14 00929 g006aSustainability 14 00929 g006b
Figure 7. Laboratory Experimental Setup.
Figure 7. Laboratory Experimental Setup.
Sustainability 14 00929 g007
Figure 8. Output waveforms (a) output voltage, output current and voltage stress across S1, and S5 (b) output voltage, output current and voltage stress across S2, and S6 (c) output waveform for an inductive load (d,e) output waveform for dynamic load change (f) harmonic profile of the output voltage.
Figure 8. Output waveforms (a) output voltage, output current and voltage stress across S1, and S5 (b) output voltage, output current and voltage stress across S2, and S6 (c) output waveform for an inductive load (d,e) output waveform for dynamic load change (f) harmonic profile of the output voltage.
Sustainability 14 00929 g008
Table 1. Components count for different single-phase seven-level multilevel inverters.
Table 1. Components count for different single-phase seven-level multilevel inverters.
Inverter TypeDC SourceCapacitorClamped DiodeActive SwitchesTotal Parts CountComplexity of Control
CHB symmetrical3001215Low
CHB asymmetrical200810Low
NPC with voltage control16101229Very high
NPC without Voltage control60101228Low
FC1501218High
Modified H bridge20068Very low
Table 2. Switching states for series adding and opposing connection.
Table 2. Switching states for series adding and opposing connection.
Switching
States/Modes
S1S2S3S4S5S6Series AddingSeries Opposing
OutputOutput
ION-ON-ON-00
IIONON--ON-−(V2) = −E(V2) = E
IIION-ON--ON(V1 + V2) = 3E(V1 − V2) = 2E
IVONON---ON(V1) = 2E(V1) = 3E
V-ON-ON-ON00
VI--ONON-ON(V2) = E−(V2) = −E
VII-ON-ONON-−(V1 + V2) = −3E−(V1-V2) = −2E
VIII--ONONON-−(V1) = −2E−(V1) = −3E
Table 3. Parameters used.
Table 3. Parameters used.
Sl. No.Genetic AlgorithmDifferential EvolutionAquila Optimizer
1Population = 40Population = 40Population = 40
2Mutation Rate = 0.01Mutant Factor = 0.01Alpha = 0.1, delta = 0.1, omega = 0.005
3Crossover Rate = 0.6Crossover Rate = 0.6U = 0.0265, r0 = 10
Table 4. Simulation Parameters.
Table 4. Simulation Parameters.
S. No.Parameters/ComponentsSpecificationsNo. of Components
1.Voltage Source (DC)60 V, 120 VTwo
2.Reference signal frequency50 HzOne
3.Insulated-Gate Bipolar Transistor (IGBT)Resistance (Internal) = 110−3 Ω
Resistance (Snubber) = 110−5 Ω
Capacitance (Snubber) Cs = 0
Six
4.LoadR = 50 Ω, 100 Ω, L = 100 mHOne
Table 5. Experimental Parameters.
Table 5. Experimental Parameters.
S. No.Components/ParametersSpecificationsNo. of Components
1.Insulated-Gate Bipolar Transistor (IGBT)FGA25N1206
2.IGBTs Driver circuitTLP 250 H, ±12 V, 1 A6
3.DSP BoardTMS320F28335 (Texas Instruments)1
4.Power Supply60 V, 120 V2
5.Load50 Ω, 100 Ω, L = 100 mH1
6.Frequency (Fundamental)50 Hz_
Publisher’s Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Share and Cite

MDPI and ACS Style

Hussan, M.R.; Sarwar, M.I.; Sarwar, A.; Tariq, M.; Ahmad, S.; Shah Noor Mohamed, A.; Khan, I.A.; Ali Khan, M.M. Aquila Optimization Based Harmonic Elimination in a Modified H-Bridge Inverter. Sustainability 2022, 14, 929. https://0-doi-org.brum.beds.ac.uk/10.3390/su14020929

AMA Style

Hussan MR, Sarwar MI, Sarwar A, Tariq M, Ahmad S, Shah Noor Mohamed A, Khan IA, Ali Khan MM. Aquila Optimization Based Harmonic Elimination in a Modified H-Bridge Inverter. Sustainability. 2022; 14(2):929. https://0-doi-org.brum.beds.ac.uk/10.3390/su14020929

Chicago/Turabian Style

Hussan, Md Reyaz, Mohammad Irfan Sarwar, Adil Sarwar, Mohd Tariq, Shafiq Ahmad, Adamali Shah Noor Mohamed, Irfan A. Khan, and Mohammad Muktafi Ali Khan. 2022. "Aquila Optimization Based Harmonic Elimination in a Modified H-Bridge Inverter" Sustainability 14, no. 2: 929. https://0-doi-org.brum.beds.ac.uk/10.3390/su14020929

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop